## MOV 0 6 2003 6

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	)
JUSTIN K. BRASK MARK L. DOCZY SCOTT A. HARELAND JOHN P. BARNAK MATTHEW V. METZ JACK KAVALIEROS ROBERT S. CHAU	) ) ) ) )
Serial No.: 10/652,796	) Art Unit: unknown ) ) Examiner: unknown
Filed: August 28, 2003	) Attornov Dooksti B17000
For: A METHOD FOR MAKING A SEMICONDUCTOR	) Attorney Docket: P17280 )

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

DEVICE HAVING A HIGH-K

GATE DIELECTRIC

## INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is being submitted under 37 C.F.R. §1.97(b). Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the references cited on that form. It is respectfully requested that the cited references be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure

Statement is not to be construed as a representation that a search has been made

- 1 - LJV/cak (10/01/97)

and is not to be construed as an admission that the information cited in this statement constitutes prior art or is otherwise material to patentability.

Respectfully submitted,

Dated: October 30, 2003

Mark V. Seeley Reg. No. 32,299

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7382

## FIRST CLASS CERTIFICATE OF MAILING

(37 C.F.R. § 1.8(a))

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail with sufficient postage in an envelop addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on

Name of Person Mailing/Correspondence

Signature

Form	PTO	-1449	€ (Modi	ified)	Atty Docks	0	6	Serial No.:	10/652	2,796		
List of Patents and Publications Statement (Use several sheets if necessary)						120A 0 E S	m s	Applicant:	Justin	K. Brask et	al.	
N. C.				Filing Date:			: August 28, 2003					
REFERENCE DESIGNATION						U.S. PATENT DOCUMENTS						
Examiner Initials				Docum	ent No.		. M		Class	Sub- Class	Filing date if appropriate	
	AA 6,121,094			Gardner et al.			438	287				
			AB	6,436,7		Ota			438	305		
	AC 6,514,828							438	297			
			AD	6,617,2	209	Chau e	t al.		438	240		
			AE	6,617,2					438	240		
			AF		2/0197790	Kizilyall			438	240		
			AG	US200	3/0045080	Visokay	et al.		438	591		
			AH									
			AI									
			AJ AK			<del> </del>						
			AL			<del>                                       </del>		<del></del>		<del></del>		
			AM	<del> </del>		-						
<u> </u>		$\dashv$	AN	<del> </del>		<del> </del>						
			AO	<del> </del>						<del>-  </del>		
			AP									
No.			Docum	nent No.	FOI		ATENT DO	OCUMENTS	Class	Sub-Class	Translation	
	A	Q							0.5.5	0.00	- Translation	
		.R										
,		S										
	Α											
	<u> </u> A	U I								<u> </u>	<u> </u>	
-		1	l De					Date, Pertine				
	AV www.eesc.berkeley.edu,					Workfunction CMOS Gate Technology Based on Metal Interdiffusion,", 1 page.						
		ΑV	<u>v                                    </u>									
<del>-</del>		A	<u> </u>				-	···				
		AY										
		AZ	-									
Examiner Date Considered												
throug	h cita							on is in confo				
applica	aiil.											